Practical Engineering
open-menu closeme
Engineering
github linkedin rss
  • False data independency: a look at cache line and write combining

    calendar Feb 23, 2024 · 7 min read · Go Computer Architecture  ·
    Share on: twitter copy

    Modern CPUs operate significantly faster than memories. A 4.5 GHz x64 CPU operates 30 times faster than a 6000 MHz DDR5 memory of CAS Latency 36. Adding latencies incurred by the bus and memory coherency protocols, memory could be 100 times slower than registers. To mitigate the speed gap, CPU uses layers of caches, …


    Read More

Peng Zhang

Software Engineer

Recent Posts

  • Introduce cached-imds-client: cache static IMDS responses to improve robustness
  • Using WaitGroup to Track Work Items, Not Workers: A Multi-threaded BFS Example
  • Simplify device path on boot with udev
  • Use KillMode=process with caution: restart loop could deplete resources
  • Spawning a New Process for Socket-Activated Daemons is Error-Prone
  • Be careful making thread-aware syscalls in Go: lock the thread
  • Speed up building Bottlerocket image in AWS CodeBuild
  • Mysterious Image Pull Failures: "401 Unauthorized" and "Not Found" After Migrating Containerd to v2

Tags

GO 19 LINUX 19 ALGORITHMS 8 BOTTLEROCKET 7 INTERVIEW 7 CONTAINER 5 GUIDE 3 AWS 2 CONCURRENCY 2 DISTRIBUTED-SYSTEM 2 SELINUX 2 SYSTEMD 2 WEB 2 COMPUTER-ARCHITECTURE 1
All Tags
ALGORITHMS8 AWS2 BOTTLEROCKET7 COMPUTER-ARCHITECTURE1 CONCURRENCY2 CONTAINER5 CRYPTOGRAPHY1 DATABASES1 DISTRIBUTED-SYSTEM2 DOCKER1 EC21 GO19 GUIDE3 INTERVIEW7 LINUX19 SELINUX2 SHELL1 SYSTEMD2 TESTING1 WEB2
[A~Z][0~9]
Peng Zhang

Copyright 2022-  PENG ZHANG. All Rights Reserved

to-top